INTRODUCTION
shows the general scheme of an active Power Factor Corrector (PFC) controlled by an analog multiplier, which is the most widely-used circuitry to control converters of this type. The standard design of the output-voltage feedback loop shown in this figure implies low ripple on the control signal, v A , to avoid line current distortion [1, 2] . However, this design causes low bandwidth in the output-voltage feedback loop, which limits the transient response of the PFC [2, 3] . To achieve a faster transient response, the bandwidth of the error amplifier, A R , must be relatively high [3, 4] ; hence, considerable voltage ripple appears on the control signal, v A (see the waveforms shown in Fig. 1 ). Although some solutions have been proposed to cancel this voltage ripple while conserving a fast response [3] , their implementations are not easy. Thus, the practical way to achieve a fast response is to allow the aforementioned ripple to be present on v A . Under these conditions, both the static [5] and dynamic [6] behaviour of the PFC vary in relation to that corresponding to design A R with low-bandwidth. An average small-signal model was developed in [6] to study this dynamic behaviour. Taking into account this model, the main objective of the present paper is to determine the maximum bandwidth that a PFC with a standard compensator can attain. This maximum bandwidth must be compatible with two very important requirements of any PFC:
• The PFC must comply with EN 61000-3-2 regulations.
• The PFC must be stable and its phase margin must be reasonable (e.g., greater than 45º).
II. REVIEWING THE STATIC AND DYNAMIC BEHAVIOUR OF PFCS WITH A FAST OUTPUT-VOLTAGE FEEDBACK LOOP
The voltage and the current at the input of the power stage shown in Fig. 1 can be written as follows:
where v gp is the peak value of v g (ω L t), ω L is the line angular frequency, K M is a constant and v A (t) is the voltage at the error amplifier output. This voltage can be rewritten as follows:
where v Adc is the dc component of v A (t), v Aac (t) is its ac component, v Aacp is the magnitude of v Aac (t) and φ L is its phase lag angle (Fig. 1) . The relative value of the voltage ripple on v A (t) is defined as follows:
Therefore the voltage ripple can be defined by means of only two parameters: its magnitude, v Aacp , and its phase lag angle, φ L . As the voltage ripple magnitude can be related to v Adc through k (5), then v Adc , k and φ L fully define the state of the control variable v A (t).
As a consequence of having voltage ripple on the control signal, v A (t), all the static and dynamic electrical quantities of the PFC vary in relation to those corresponding to the standard design case [5, 6] , i.e., with a control signal with no ripple. In fact, the control signal v A (t) is defined by three quantities:
• One "desired" control variable, v Adc , which is the only existing control variable in standard designs (with a control signal with no ripple).
• Two "parasitic" control variables, v Aacp and φ L , which define the voltage ripple on v A (t). The "desired" control variable determines a "desired" feedback loop, whereas the "parasitic" control variables determine a "parasitic" feedback loop with two different branches (see Fig. 2 ).
The notation used in the modeling process is the usual one, i.e., capital letters have been used to describe steady-state quantities, while lower-case letters with hats have been employed for the perturbations of the same quantities.
Static behaviour
The magnitude and the phase angle of the output-voltage ripple will be [5 
where K and Φ L are the steady-state values of k and φ L . From (6), the steady-state value of the relative ripple at the PFC output can be obtained directly:
Moreover, the evaluation of the gain (magnitude and phase) of the output-voltage feedback loop at the ripple frequency yields [5] :
where A R2ωL and φ R2ωL are the magnitude and the phase angle of A R at twice the line frequency (i.e., 2ω L ). These equations allow us to determine the gain of the error amplifier at 2ω L from the desired values of k and φ L .
Dynamic behaviour
The average small-signal model of a PFC with fast-response output-voltage feedback loop was obtained in [6] following a similar process to that proposed in [7] . However, the process followed in this case has taken into account the influence of the variations of not only v Adc , but also the variations of v Aacp and φ L in the modelling process. The block diagram shown in Fig.  3 was obtained in [6] after finishing the modelling process. As this figure shows, a "parasitic" feedback loop (with several branches) appears. However, this complex block diagram can be reduced to a simpler one, as in Fig. 4 [6] . The values of the main functions shown in this figure are given in Table 1 
arasitic loop shaded in red this table shows, the transfer function between the control and the dc output voltage (i.e., G vAdc (s)), the open-loop output impedance (i.e., Z o (s)) and the frequency of the power stage pole (i.e., ω P ) depend on the static value of k and φ L (i.e., K=V Aacp /V Adc and Φ L ) through the dimensionless parameter µ (see Table 1 ). Similarly, the dimensionless parameter σ determines the transfer function between input and output voltage. The values of µ for different values of K and Φ L are given in Fig. 5 . As this figure shows, µ becomes 1 when the relative ripple K is zero; in this case, the model thus obtained coincides with that obtained in [6] for PFCs with no ripple on v A .
III. CLOSING THE OUTPUT-VOLTAGE FEEDBACK LOOP
Once the average small-signal model is known, the next step is to close the feedback loop. Let us assume a standard compensator such as the one shown in Fig. 6a (PI with one additional pole), the transfer function of which is:
The zero defined by ω Αz is usually chosen to minimize the dc error in V o and its angular frequency is much lower than the angular frequency of the main error amplifier pole, ω Ap . This means that the behaviour of A R at frequencies around the crossover frequency of the voltage feedback loop will be dominated by A Rm and ω Ap . Thus, we can approximate A R (s) as follows:
Therefore, the loop gain will be: The magnitude and the phase angle of value of T(s) in the frequency domain will be:
The magnitude and the phase angle of value of A R (s) at twice the line frequency will be:
Taking into account (16) and (9), (14) becomes:
Taking into account (10) and (17), the value ω Ap can now be easily calculated:
. (19) Finally, from the definition of phase margin (φ m ), we obtain:
where ω 0 is the crossover frequency. We now have a system of 8 simultaneous equations (i.e., (8), (9), (16), (19), (20), (21) and the definitions of µ and ω P in Table 1 ), 8 known parameters (i.e., the line angular frequency, ω L , the load resistance, R L , the output voltage, V o , the gain of output-voltage sensor, β, the desired dc value of the control voltage, V Adc , the desired phase margin, φ m , the desired crossover angular frequency, ω 0 , and the desired relative output ripple, r v ) and 8 unknown variables (K, Φ L , µ, Α R2ωL , A Rm , ω Ap , ω P and C B ). Therefore, the design of the voltage feedback loop can now be carried out.
After solving the aforementioned system of simultaneous equations using Mathcad, we obtain the plots given in Fig. 7a and Fig. 7b . The former shows the values of K as a function of both the phase margin, φ m , and of the normalized crossover frequency, ω 0 /ω L , whereas the latter shows the values of Φ L as a function of also both the phase margin, φ m , and of the normalized crossover frequency, ω 0 /ω L . Both figures show that the maximum crossover frequency with a reasonable phase margin is always around 1.5ω L , because K must always be smaller than 1 (this is because the instantaneous value of v A cannot be negative). In summary, the plots shown in Fig. 7 allow us to calculate the values of K and Φ L as a function of the desired feedback-loop crossover frequency and phase margin.
The normalized values of the error amplifier pole, ω Ap /ω L , and the dc gain, A Rm , as a function of both the phase margin, φ m , and of the normalized crossover frequency, ω 0 /ω L , are given in Fig. 8 . These plots allow us to calculate the compensator needed for the desired feedback-loop crossover frequency and phase margin.
Although we have already obtained the information to determine the compensator needed to guarantee a desired crossover frequency (i.e., a desired PFC bandwidth) with a reasonable degree of stability (i.e., a desired φ m ), the design procedure is still not finished. This is because the line-current harmonic content corresponding to the values of K and Φ L obtained from Fig. 7 have not yet been checked. In fact this harmonic content should be low enough to guarantee either reasonable values of the Power Factor (PF) and of the Total Harmonic Distortion (THD) or compliance with any regulation regarding low-frequency line harmonics.
The relationship between the control signal ripple (i.e., K and Φ L ) and the harmonic content (i.e., PF and THD) has been studied in [5] . From the relationships shown in Fig. 7 between the control signal ripple and the feedback-loop behaviour (i.e., ω 0 /ω L and φ m ) and from the aforementioned relationships between the control ripple and the harmonic content, we can easily obtain the plots shown in Fig. 9 , where the PF and THD are given as functions of the behaviour of the feedback loop. Although knowledge of the values of PF and THD as functions of the desired ω 0 /ω L and φ m values is very interesting, it is of greater interest to establish the relationships between these desired feedback-loop values and the current regulations regarding the harmonic content in the line, i.e., EN 61000-3-2 regulations.
IV. COMPLYING WITH EN 61000-3-2 REGULATIONS
As is very well known, any piece of equipment can be classified into four classes according to EN 61000-3-2 regulations [8, 9] :
Class A For equipment classified as Class A, the maximum power compatible with the regulations can be calculated from the following equation [5] :
The plot given in Fig. 10a has been obtained from the relationships between the control signal ripple (i.e., K and Φ L ) and feedback-loop behaviour (i.e., ω 0 /ω L and φ m ). As this Hz in the case of the European line or 60 Hz in the American case).
Class B
Similarly, the maximum power compatible with the regulations for a piece of equipment classified as Class B can be calculated from the following equation [5] :
The relationships between the control signal ripple and feedback-loop behaviour leads to the plot given in Fig. 10b . In this case, the PFC can process up to about 1.5 kW with a crossover frequency of 75 Hz (European line frequency) or 90 Hz (American line frequency), with a phase margin of 60º. This power increases up to more than 3.6 kW when the crossover frequency coincides with the line frequency and the phase margin is likewise 60º.
Class C
In this class of equipment, compliance with the regulations does not depend on the power processed by the PFC, but on the relationship between K and Φ L , according to the following inequality [5] :
The relationships between the control signal ripple and the behaviour of the feedback loop leads to the plot given in Fig.  11 . As this figure shows, compliance in Class C equipment is slightly more difficult. Thus, if a phase margin of around 60º is desired, then the maximum crossover frequency is about 62 Hz (European line) or 74 Hz (American line), regardless of the power processed by the PFC.
Class D
With regard to Class D equipment, compliance is not possible only when -π/2 < Φ L < -π/4 and 1 > K > 0.878 at the same time [5] . As this set of values of Φ L and K is not attainable using a standard compensator, compliance is thus always guaranteed.
V. EXPERIMENTAL AND SIMULATED RESULTS
Both experimental and simulated results of a PFC with a fast response were obtained from a prototype of a Boost PFC. The main specifications of this converter are the following:
• Input voltage: 85-265 V.
• Input power: 500 W.
• Output voltage: 400 V.
• Relative ripple: less than 1%.
• Switching frequency: 100 kHz. Figure 12 shows the experimental results corresponding to a load step (1/3 to 1) obtained in closed-loop operation. As this figure shows, the average value of the output voltage fits the theoretical value very well. It should be noted that the PFC reaches the steady-state in about 10 ms and the overshoot is about 15%, which fits the values expected for these quantities from the values of ω 0 /ω L and φ m . The line current and its harmonics are given in Fig. 13 and in Fig. 14, respectively . As can be seen from the latter figure, the line harmonics are always below the limits imposed by EN 61000-3-2. Due to the fact that ω o /ω L =1.2 and φ m =60º,  the harmonic content is near the limit imposed by the regulations for Class C equipment (see Fig. 11 and Fig. 14) . Finally, some simulated results obtained using PSPICE are shown in Fig. 15 , where they are compared with the results obtained according to the model developed in [6] and used here to close the output-voltage feedback loop. The circuit simulated is the one used in [5] for the same purpose. Each waveform was obtained for a specific value of ω 0 /ω L , φ m and r v2 . Also in these cases, the simulated and the predicted results fit very well.
Experimental Fig. 12 : Output voltage evolution after a load step which increases the output current by three times.
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VI. CONCLUSIONS
The maximum crossover frequency attainable by a PFC with a standard compensator and compatible with a reasonable value of the phase margin (around 60º) is about 1.5 times the line frequency (i.e., 75 Hz in the case of the European line frequency and 90 Hz in the American case). This is also the actual limit for Class D equipment (power < 600 W). For Class A and Class B equipment, the maximum crossover frequency (for a given phase margin) depends on the power processed by the PFC (see Fig. 10 ). However, the actual maximum crossover frequency attainable in Class C equipment does not depend on the power and is lower than that corresponding to Classes A, B and D. It is thus about 1.25 times the line frequency for a phase margin of 60º, as Fig. 11 shows. 
